



LAP Installation Guide

LAP-321000U-A / LAP-322000U-A LAP-16128U / LAP-32128U-A





The Zeroplus Logic Analyzer Installation Guide

Index

Pr	eface	. 2
1	Features of the Zeroplus Logic Analyzer	. 3
	1.1 Package Contents	3
	1.2 Introduction	5
	1.3 Hardware Specifications	8
	1.4 System Requirements	9
	1.4.1 Operating System Requirements	9
	1.4.2 Hardware System Requirements	9
	1.5 Device Maintenance and Safety	10
2	Installation	12
	2.1 Software Installation	12
	2.2 Hardware Installation	14
	2.3 Tips and Advice	16
	2.4 Flow of software operation	18
3	Introduction to Logic Analysis	19
	3.1 Logic Analysis	19
	Task 1. Clock Source (Frequency) and RAM Size set up	19
	Task 2. Trigger Properties Setup	21
	Task 3. Signal/Bus Trigger Edge Setup	
	Task 4. Run to Acquire Data	
	3.2 Bus Logic Analysis	



Preface

This Quick Start Guide is designed to help new and intermediate users navigate and perform common tasks with the Zeroplus Logic Analyzer. Despite its simple packaging and interface, the Logic Analyzer is a sophisticated measurement and analysis tool. It is also a highly sensitive electrical current sensing device. Users must carefully read instructions and procedures pertaining to installation and operation. Any instrument connected to the unit should be properly grounded. A pair of anti-static gloves is strongly recommended when performing a task with the device. To ensure accuracy and consistency of output data, use of the bundled components is strongly recommended.

User opinions are very important to Zeroplus. Please contact our engineering team by telephone, fax or email with your questions or feedback. Thank you for choosing the Zeroplus Logic Analyzer.



1 Features of the Zeroplus Logic Analyzer

In this chapter, users will learn about the package contents, description, hardware specifications, system requirements, and safety issues of the Zeroplus Logic Analyzer. Though this chapter is purely informative, we highly recommend reading this carefully to ensure safety and accuracy when performing any operation with the Zeroplus Logic Analyzer. Analyzer.

1.1 Package Contents

Verify the package contents before discarding packing materials. The following components should be included with your product. For assistance, please contact our nearest distributor.

Models	LAP-16128U	LAP-32128U-A	LAP-321000U-A	LAP-322000U-A
Logic Analyzer	1	1	1	1
16-Pin Testing Cable	0	1	1	1
-Pin Testing Cable	2	2	2	2
Probe	20	36	36	36
USB Cable	1	1	1	1
Getting Started Guide	1	1	1	1
Driver CD**	1	1	1	1
-PinTesting Cable (White)	1	1	1	1
-Pin Testing Cable (Black)	1	1	1	1

Table 1-1: Parts list for retail packages

* This Driver CD consists of a multilingual software interface program, as well as a multilingual User's Manual.





Fig. 1-1: Logic Analyzer




Fig. 1-3: Probes (varied depending on models)



Fig. 1-5: Getting Started Guide



Fig. 1-7: 1-Pin External Clock Wire (White)



16-Pin x 1 8-Pin x 2

Fig. 1-2: Testing Cables



Fig. 1-4: USB Cable




Fig. 1-6: Driver CD



Fig. 1-8: 2-Pin Ground Wire (Black)



1.2 Introduction

Zeroplus Logic Analyzer models LAP-16128U, LAP-32128U-A LAP-321000U-A and LAP-322000U-A all share the same external features as illustrated in the following figures.





Fig. 1-9: A view of the Zeroplus Logic Analyzer LAP-A Series. see *Fig 1-12* for detailed information on the **Signal Connectors**.




Fig. 1-10: Side view of the Zeroplus Logic Analyzer, which draws its power from the USB connection.





- Fig. 1-11: The above illustration demonstrates how the Base Stand Support may be adjusted. Gently pull the plate away from the analyzer, rotate it 90° and release it.
 - Fig. 1-12: Rear view of the Zeroplus Logic Analyzer LAP-A Series.





Models	LAP-16128U	LAP-32128U-A	LAP-321000U-A	LAP-322000U-
'ort A (A0~A7)	Х	Х	Х	Х
'ort B (B0~B7)	Х	Х	Х	Х
'ort C (C0~B7)		Х	Х	Х
'ort D (D0~B7)		Х	Х	Х
R_0	Х	Х	Х	Х
T_0	Х	Х	Х	Х
\$_0	Х	Х	Х	Х
CLK	Х	Х	Х	Х
GND	Х	Х	Х	Х
VDD	Х	Х	Х	Х
IOA	Х	Х	Х	Х
IOB	Х	Х	Х	Х
IOC	Х	Х	Х	Х
GND	Х	Х	Х	Х

: List of functional pins in each model.

Table 1-2: Definitions and Functions of pins for all models.

CLK	Clock	Connects a given external module to be analyzed.		
GND	Ground	Two pins used for grounding the Logic Analyzer with a		
_		given external module to be analyzed.		

Table 1-3: Definitions and Functions of pins for advanced models (1).

R_O	Read (Out)	When the Logic Analyzer is about to upload data from memory to the PC, the R_O will send a Rising Edge signal of DC3.3V. When the upload is finished, a Falling Edge signal is sent.		
т_о	Trigger (Out)	When a trigger condition is established, the T_O will send a Rising Edge signal of DC3.3V. When memory is full, a Falling Edge signal is sent.		
s_0	Start (Out)	When a user initiates a sampling task by clicking the RUN icon in the window or clicking the START button on the device, the R_O will send a Rising Edge signal of DC3.3V. When the Logic Analyzer finishes uploading, a falling edge signal is sent.		



Table 1-4: Definitions and Functions of pins for advance models (2).

VDD	Voltage Drain	Provides +3.3 V for external modules by draining
VDD	(Semiconductor)	voltage from the Logic Analyzer.
ΙΟΑ	Ext. I/O Module A	Transmits signals from an external model or device
IUA	EXI. I/O WOULLE A	not being tested.
IOB	Ext. I/O Module B	Same as IOA .
IOC	Ext. I/O Module C	Same as IOA .
GND	Ground	Grounds external devices, in sequence

1.3 Hardware Specifications

Table 1-5: Hardware specifications of LAP-A Model.

Items\Type	LAP-16128	LAP-32	128U-A	LAP-321000U-A	A LAP-322000U
Interface	USB 2.0 (1.1)				
Operating System					
Power Supply		USB 1.	1 (USB 2	2.0 Recommende	ed)
Channels	16			32	
Bandwidth			75	5MHz	
Memory			4N	/I Bits	
Memory Depth (Per Channel)	128 Kbits 128 KBits 1 MBits 2				2 MBits
Internal Clock Rate (asynchronous)	100 ~ 200 MHz				
Max External Clock (synchronous)	۲ Max 100MHz				
Trigger Channels	16 Channels 32 Channels			els	
Trigger Condition			Edge	/Pattern	
Pre-Trigger/ Post-Trigger			Ň	Yes	
Trigger Level			11	Level	
Trigger Count			1-6	65535	
Max Trigger Page			Max	x 8191	
Enable Channel	16 32				
Buses Data	Yes				
Enable Delay	Start: Edge and Pattern End: 1-65535				
Compression	16 Cha Compressio		24	Channel Compre	ession 1-255



1.4 System Requirements

This section discusses basic operating system and hardware requirements for the Logic Analyzer. Software and hardware capabilities may vary depending on PC configuration,. This manual assumes proper installation of a supported operating system as listed below.

1.4.1 Operating System Requirements

In this sub-section, we share our experiences testing the Zeroplus Logic Analyzer on the following Microsoft Windows operating systems. Since the Zeroplus Logic Analyzer requires operating system support of the USB protocol, Windows 95r2 and earlier OS versions are incompatible.

- 1) Windows 98, 98 Second Edition supported
- 2) Windows ME -- supported
- 3) Windows 2000 Professional, Server Family supported
- 4) Windows XP Home, Professional Editions (32-Bit versions) supported

1.4.2 Hardware System Requirements

• CPU

Windows NT, 98, 98 SE 166 MHz, or above. Windows 2000, XP 300 MHz, or above (strongly suggest 900 MHz, or above).

We have tested various 32-Bit and 64-Bit CPUs. Overall, we find that all 32-Bit CPUs work very well with Logic Analyzer software. Moreover, we find that AMD's 64-Bit CPUs, except Opteron, with a 64-Bit Windows operating system, work just fine with Logic Analyzer; no significant problems occur.

• Memory

Windows NT, 98, 98 SE 128 MB or above (64 MB minimum). Windows 2000, XP 256 MB or above (128 MB minimum).

Hard Drive

At least 100 Mb available space.

USB

USB 1.1 compatible (recommend USB 2.0).

- Display Devices (recommended)
 - 1. 17" monitor with 1024x786 resolution or higher.
 - 2. 8MB SDRAM on Video Card.



1.5 Device Maintenance and Safety

Follow these instructions for proper operation and storage of the Logic Analyzer.

Cautions	 Do not place heavy objects on the Zeroplus Logic Analyzer. Avoid hard impacts and rough handling. Protect the Logic Analyzer from static discharge. Do not disassemble the Zeroplus Logic Analyzer; this will void the warranty and could affect its operation.
Cleaning	 Use a soft, damp cloth with a mild detergent to clean. Do not immerse or spray any liquid on the Zeroplus Logic Analyzer Do not use harsh chemicals or cleaners containing substances such as benzene, toluene, xylene or acetone.

Table 1-7: General Advice

Table 1-8: Electrical Specifications

Items	Minimum	Typical	Maximum
Working Voltage	DC 4.5 V	DC 5.0 V	DC 5.5 V
Current at Rest			200 mA
Current at Work			400 mA
Power at Rest			1 W
Power at Work			2W
Error in Phase Off*			± 1.5 ns
Vinput of Testing Channels			± DC 30 V
V _{Reference}	DC -6V		DC +6 V
Input Resistance		500KΩ/10pF	
Working Temperature	5°C		70°C
Storage Temperature	-40°C		80°C

Table 1-9* refer to the User Manual for error analysis calculation.



WARNING	 Avoid direct sunlight Use in a dust free, non-conductive environment (see Note) Relative Humidity: < 80% Altitude: < 2000m Temperature: 0 ~ 40 degrees C This is a Class A product which may cause radio interference in a domestic environment. Note: EN 61010-1:2001 specify degrees of pollution and their requirements. Logic Analyzer falls under Level 2. Pollution refers to 'addition of foreign matter, solid, liquid or gaseous (ionized gases), that may produce a reduction of dielectric strength or surface resistivity'. Pollution Degree 1: No pollution or only dry, non-conductive pollution occurs. This pollution has no effect. Pollution Degree 2: Normally only non-conductive pollution
	Pollution Degree 2: Normally only non-conductive pollution occurs. Occasionally, however, temporary conductivity caused by condensation must be expected.
	Pollution Degree 3: Conductive pollution occurs or dry, non-conductive pollution occurs which becomes conductive due to condensation. In such conditions, equipment is normally protected against exposure to direct sunlight, precipitation and wind, but neither temperature nor humidity is controlled.
Storage Environment	Relative Humidity: < 80% Temperature: 0 ~ 50 Degrees C

: Operating Environment

Conclusion

After reading this section, users should have a basic grasp of the Logic Analyzer. A complete understanding of the **Safety and Care Recommendations section** is a critical prerequisite of any further operation as presented in the User Manual.



2 Installation

This chapter describes installation of the Logic Analyzer hardware and software. Software installation steps must be followed precisely to ensure successful installation.

2.1 Software Installation

In this section, users will learn how to install the software interface and drivers. As with proper installation of many USB devices, the Logic Analyzer application and driver software must be installed prior to connection of the hardware. The following steps illustrate an installation of a Zeroplus **LAP-32128U-A** Logic Analyzer. The other two models mentioned in Chapter 1 would follow identical procedures.

- Step 1. Insert the driver CD-ROM in the PC CD drive.
- Step 2. Execute the installation program. Go to the START menu, click START, click Run, click Browse, select Setup.exe file in the appropriate model folder and then click OK. It is recommended that all other programs are closed while installation proceeds.
- Step 3. Choose the desired language.
- Step 4. Click Next to proceed with the Install wizard
- Step 5. Select "I accept the term in this license agreement, " and click Next.
- Step 6. Enter User and Organization name.
- Step 7. Choose the setup type. We recommend Complete for most users.
- Step 8. Click Install to confirm settings and begin actual installation.
- **Step 9.** Click **Yes** to acknowledge the Microsoft Digital Signature message and continue the installation.
- Step 10. Click Finish to complete the installation.
- Step 11. Click Yes to restart the PC.






The Zeroplus Logic Analyzer Installation Guide



2.2 Hardware Installation

Hardware installation simply involves connecting the Logic Analyzer to your computer with the included USB Cable as shown in Figures 2-4 and 2-5.






1. Plug the fixed end of the cables into the LA (Fig.2-1).

2. Plug the loose ends into the connectors on the circuit board to be analyzed (Fig.2-2).

Note: The following sequence must be observed when connecting the connectors into the circuit board: A0 = Brown, A1 = Red, A2=Orange and so on.

Fig. 2-2



3. The circuit board must be grounded to the Logic Analyzer with the connecting cables (Fig.2-3).

Fig. 2-3

- Step 1 Plug the thin male end of the USB cable into the laptop or PC.
- Step 2 Plug the square female end into the logic analyzer.







Fig. 2-4



5. Plug the thin end into the computer (Fig.2-5).

4. Plug the square end of the USB cable into the Logic Analyzer (Fig.2-4).

Fig. 2-5

At this point, the computer should be able to detect the Logic Analyzer and finalize the installation for hardware connection. For further information, refer to the Troubleshooting and Frequently Asked Questions (FAQ) chapters in the User Manual.



Fig. 2-6: An assembly of Laptop, Logic Analyzer, and a testing board.



2.3 Tips and Advice

- 1. When testing a circuit board, make sure that the internal sampling frequency (within the Logic Analyzer) is at least four times the external board frequency.
- 2. If the signal connector does not work well with the pins on the test board, try using the supplied probes.





Fig. 2-7: Probes supplied with the Zeroplus.



- 3. Usages of probes
- 3-1. Take the loose end of the cable and insert it into the clip.





Fig. 2-9


- 3-2. Compress the probe as shown to reveal 2 metal prongs (Fig.2-8).
- 3-3. Place the metal prongs on a metal connector on the motherboard and release the fingers so that the prongs grip the metal connector (Fig.2-9).



- 4. The Logic Analyzer will connect to the Zeroplus server for software updates if an internet connection is available.
- 5. Unwanted signals can be filtered out using the **Enable** or **Enable Delay** functions.
- 6. When measuring for a long period, **Compression** makes memory more efficient.
- 7. Trigger condition depends on the test board. If triggering does not work well, try narrowing the trigger conditions and optimize them repeatedly.
- 8. If a test board has a lower frequency than Logic Analyzer, sample signals according to the external clock.
- 9. When clocking by an external clock, filter extra signals with the Enable function.
- 10. Unused channels may be removed from the **Bus/Signal** display using **Bus/Signal** (Menu) → Channel Setup.



2.4 Flow of software operation





3 Introduction to Logic Analysis

Chapter 3 gives detailed instructions in performing two basic analysis operations and five advance analysis applications with the Logic Analyzer. The basic analytical operations are the Logic Analysis and the Bus Analysis, which are fundamental to all further applications.

3.1 Logic Analysis

Logic Analysis is meant for a single signal analysis. Section 3.1 gives detailed instructions on the software's basic setup.

Basic Software setup of the Logic Analysis

Task 1. Clock Source (Frequency) and RAM Size set up

Step 1. Click icon or Click Sampling Setup from Bus/Signal on the menu bar, the dialogue as shown in Fig 3-1 will appear.

🚳 ZER(OPLUS Logic Analyzer - []	laDoc1]	
🐔 <u>F</u> ile	Bus/Signal Trigger Run/St	op <u>D</u> ata <u>T</u> ools <u>W</u> indow <u>H</u> elp	
🗋 🖻	Second and a second sec	🕴 📲 🌉 🕨 🕪 🔳 📲 128K 🕶 🗟	
	🚜 Channels Setup	Sampling Setup	2
Scale:1 Total:6	Group into Bus Ctrl Ungroup from Bus Ctrl	Clock Source	
Bus/Sig	Expand	Internal Clock	
8	Collapse	Frequency: 200MHz	
	Format Row Rename	Synchronous Clock	
	🖌 🖌 🕅	C Rising Edge Frequency: 100KH2 C Falling Edge (Min:0.001Hz, Max:100MHz)	
	🖌 🖌 📈	Note: The external clock voltage level is the same as the port trigger level	
	A3 .	Samolina RAM Size RAM Size: 128k Compression Mode Data compression Channel number will be limited to 32	
	a Ja	Apply OK Cancel Help Restore Defaults	


Fig 3-1 – Clock Source



Step 2. Internal Clock (Asynchronous Clock)

Click on Internal Clock, and then select the Frequency from the pull down menu to set up the frequency of the device under test (DUT). The frequency of the Internal Clock must be at least four times higher then the frequency of the Oscillator on the DUT. Or, select the frequency *complex complex compl*

Tip: Connect the signal output pin of the tested board to the Signal connector of Logic Analyzer to measure it using the internal clock of Logic Analyzer.





External Clock (Synchronous Clock)

Click on External Clock, and then select "Rising Edge" or "Falling Edge" as the trigger condition of the DUT. In the Frequency column, type the frequency of the oscillator on the DUT.

Tip: The External Clock is applied when the frequency of the oscillator on the tested board is less then 100MHz. Connect the output pin of oscillator on the tested board to the CLK pin of Logic Analyzer as shown in Fig 3-3.



Step 3. RAM size

Click on the RAM size $\boxed{2K}$ $\boxed{2K}$ from the pull down menu on the Sampling Setup dialogue as shown in Fig 3-3.




Fig 3-3 – RAM Size


Tip: The relationship between RAM size, Enable, Compression and channels as shown in Table 3-1 and Fig 3-3.

Table 3-1 RAM size vs Enable, and RAM size vs Compression and channels

Model No.	RAM sizes/ channel	Channels available	Compression Mode & Enable Mode	RAM size/ channel	Channels available	Compression Mode & Enable Mode
LAP-16128U	2K ~ 128K	16 channels	Available	256K	16 channels	Disable
LAP-32128U-A	2K ~ 128K	32 channels	Available	256K	16 channels	Disable
LAP-321000U-A	2K ~ 1M	32 channels	Available	2M	16 channels	Disable
LAP-322000U-A	2K ~ 2M	32 channels	Available	4M	16 channels	Disable

Task 2. Trigger Properties Setup

Step 1. Click icon or Click Properties from the Trigger on the Menu Bar. The dialogue will appear as shown in Fig 3-4.



The Zeroplus Logic Analyzer Installation Guide



Fig 3-4 – Trigger Properties

Step 2. Trigger Level Setup

Click the drop down menu of Trigger Level on Ports A, B, C and D to select the Trigger Level as the voltage level that a trigger source signal must reach before the trigger circuit initiates a sweep.

Tip: There are four commonly used preset voltages for Trigger Level, TTL, CMOS (5V), CMOS (3.3V), and ECL. Users also may define their own voltage from -6V to +6V to fit with their DUT.

Port A represents the pins from A0 ~ A7 on the signal connector of the Logic Analyzer, and so do Ports B, C and D. The voltage of each port may be configured independently.


frigger Properties 🛛 🔀
Trigger Properties Trigger Delay
Trigger Level
Port A TTL V
Port B CMOS(5v) 2.5 (V)
Port C CMOS(3.3) [1.65 (V)
Port D ECL Fils, (V)
Trigger Co CMOS(5v) CMOS(3.3)
ECL User Define Flease enter a number between -6.0 and 6.0
(Min:1, Max:65535) 確定
OK Cancel Default Help

Fig 3-5 – Trigger Properties Error

Step 3. Trigger Count.

Type the numbers or select the number from the pull down menu of the Count Count on the Tool Bar or Click the pull down menu of the Trigger Count on the Trigger Properties dialogue as shown in Fig 3-5

The system will be triggered where the Trigger Count is set as shown in Figs 3-6,3-7 and Fig 3-8.





📕 File Bys/Signal 🕻	frigger Run/Sto	op <u>D</u> ata <u>I</u> ools <u>W</u> indow <u>H</u> e	lp				
🗅 😂 🖪 🎒	🗛 🏹 🖗		I ₩4 128K - ₩ ₩ л	n 200MHz 💌	····· 10% -	→ Page 1	Count 1
🗟 🔕 📾		🖑 🛗 📓 - 🧩 2.29	3us 👻 🙀 🙀 🗛	Bar Te te Bar	🔹 🍕 🔯 🔡	🞦 Height	40 • Trigger Delay
Scale 2.293us Total:655.36us	10	Display Pos:-013.571 us Trigger Pos:Ons	A Pos:-060.49us B Pos:-060.34us		A - T = 60.49us B - T = 60.34us	• •	A - B = 150ns Compr-Rate:No
Bus/Signal	Trigger	-0077,435 us -047.96	9ws -036.503ws -02	25.087	в -002105-в	9.361us 2	0.827us 32.298us
🖌 🗚	Z -						
— 🖌 A1					Y		

Fig 3-6 – Trigger Count Drop down Menu



😂 ZEROPLUS Logic	Analyzer	[LaDoc1]										E
🕷 File Bus/Signal T	rigger Run	⊿Stop <u>D</u> ata	<u>T</u> ools <u>W</u> in	dow <u>H</u> elp								
🗋 😂 🗟 💆	ų 🔍 🎋			DD 🔳 👬	128K	• 👸 nu	200MHz	z 💌 📶	• 🐴 10%	🔹 🐳 Page	1 •	Count 5
🐼 🐼 🐼	R	N 🖑 🛅	· ·	£ 2.293us	- ^{MU} R		F Bar Bar	M 14	🌒 🐻 💾	💾 💾 Hei	ght 40	Trigger Delay
Scale 2.293us Total:655.36us		Display Trigger				::-060.49us ::-060.34us			A - T = 60.49x B - T = 60.34x			= 150ns + r-Rate:No
Bus/Signal	Trigger	ė, , , •	45.864us	-034.398us	-022,982	в <u>-011</u> .	166nis	Uns .	11.466us	22.932us	34.398us	45.864us
🖌 🗚	•					1 2	3 4	5				
- 🖌 A1		-						Ш				
🥒 🥖 A2												

Fig 3-8 – Trigger Count Screen shot 2

Step 4. Trigger Page/ Delay Time and Clock

The Trigger Page and The Delay Time and Clock can't be applied at the same time.

1. Trigger Page:

Click Trigger Page, then Type the numbers or select the numbers from the pull down menu of the Page Page 1 on the Tool Bar or Click the pull down menu of the Trigger Page on the "Trigger Delay" page of the Trigger Properties dialogue as shown in Figs 3-9,3-10 and 3-11. The page numbers selected will be displayed on the screen.

Tip: The Trigger bar (T bar) will not be displayed when the set up of the Trigger page is more than 1

	Trigger Properties Trigger Deley	
age <mark>1</mark> Heigh 1 2 3	Cou Traper has Traper has B = : 114 15 15 15 15 15 16 17 18 18 18 18 18 18 18 18 18 18	C Delay Tane and Clock Taigar Delay Tane Gai, San, Max83.881an) Taigar Delay Clock Taigar Delay Clock Gai, LMax16778191)
4 5 10 15	T Pot = Our , Shut Pot = -005 11	er pages are aslected, the trigger her disappears from



Scale 65 52us Total 2 621ms		Display Pos:1 049ms Trigger Pos:0ns	A Pos:962.58us - B Pos:1.245ms -	A - T = 962.585us B - T = 1.245ms	A - B = 282 555m Compr-Rate No
Bu/Signal	Trigger	35170a 45.70a	393.38ez 720.98ez	1049mm 1376mm 1.704mm	2031ms 2357mm
- <mark>- 1</mark> .5	z .				
✓ ∆5	12	7	rigger Properties		×
# A7	191		Trigger Properties Trigger Delay		1
	Start P	os (Ds) = -262.12us	C Tagger Page Tagger Page 1 w (1 w) (4m, 1, Mox (28)) Tagger Position 1 Post = 0om, 3bat Post = -362 12m, R Net: When nore than one bigger page were:	Cancel Default International Clock Cancel Default Help	End Pos (Dp) = 2.359ms

Fig 3-9 – Trigger Page

Fig 3-10 – Trigger Position

Scale 65 52us Total 2.621ms	Display Pos 3 67ms Trigger Pos Ons	A Por 3 584ms + B Por 3 867mt +	A - T = 3.584ms B - T = 3.067ms	:	A - B = 28 Compr-R	
Bus/Signal Ingges	2687m		3.67ms 3.998ms	432es	4.653mm	A Stime
	·			10.00	(1+11+)	
▲ A6	Trisser	roperties		×	1	
- # A7 🔤	Trigger i	toperfies Trigger Delay				
Start	-Ta Tro	Trigger Page Trigger Page 2 V Min 1, Mox 1200 ager Polition 002 T = One , Start Poo = 2.359 nm , End When more than one trigger page tive.	C Delay Tane and Clock Trigger Delay Tane Otto 2016, Mac 2018, Mac 2018 Trigger Delay Clock Trigger Delay Clock Otto: 1,Mac 166592251) Por = 4 S91ms an soloted, the trigger bit disappears to	from	End Pos (Dp)) = 4.981m

Fig 3-11 – Trigger Position and screen

2. Delay Time and Clock

Click the Delay Time and Clock, then type the numbers into the column of the Trigger Delay Time or type numbers into the Trigger Delay Clock at the "Trigger Delay" page of the Trigger Properties dialogue as 0 and Fig 0. Or type the numbers into the column of Trigger Delay Trigger Delay 5ns on the Tool Bar. The system will display the wave start.

Tip: The formula of Delay Time and Clock is "Trigger Delay Time = Trigger Delay Clock * (1/ Frequency)".



Step 5. Type the percentages or select the percentages from the pull down menu of the solution on the Tool Bar or Click the pull down menu of the Trigger Position on the "Trigger Delay" page of the Trigger Properties dialogue as shown in Figs 3-12, 3-13, 3-14, and 3-15, The Trigger Position percentages selected will be displayed where counted from the right side of the screen of the system.




Fig 3-12 – Trigger Position Drop down menu

	Totager Roadling			128K +	- 200MH	z + = G	- 0% -	+ Part 1	+)Ca	at []	•
			± 13.759us			A-:	T=3.04m	Bright	40 • A • B = 15 Compe Ro		
walligned	Trigger 🛄	56.530w	125.383w	194,1754	303.904	331 774	400,566ha	405,500	536.250w	605.9544	-
A 10	Z •										
# A1	M										
1 1.2	35										
					a page						ĩ.

Fig 3-13 – Trigger Position 0%




Fig 3-14 – Trigger Position 10%

Ble Bysfiguel	Toger R	and top D	da Ioola H	indow Help				 				
					128K •					- 00	oest 1	•
				¥ 14.087us			2 M 1		E Bright		Trigger Delay	
nle:14.087m obl:655.36m			play Fox-1243 ggrc FoxOan	(27 m)		705m • 555m •		153.705m 153.555m		A - B = 1 Compr-R	SOm 💌 No	
largiller	Trigger		-406.664m	336.229w	-26.7%	-195.361w	-124 927	 Albur .	13900	863Zw	156.809w	
- <mark>- 1</mark> 10	Z	•										
× A1	- 30								nnnnnn			
▲ A2	10								Innn			
		1			70%				1	30%		ĩ.

Fig 3-15 – Trigger Position 70%

Step 6. Click OK to confirm the setup and exit the Trigger Properties dialogue.



Task 3. Signal/Bus Trigger Edge Setup

Highlight a designated signal, and then set its required trigger edge.

- 1. Left click to set the signal trigger edge as shown in Fig 3-16.
- 2. Right click _____ to set the signal trigger edge as shown in Fig 3-17.
- 3. Click Trigger on the menu bar and choose a trigger from the list of triggers as shown in Fig 3-18.






Fig 3-16 – Trigger Left click

Fig 3-17 – Trigger Right Click



Fig 3-18 – Trigger menu

Task 4. Run to Acquire Data

1. Single Run

Click the Single Run i icon from the tool bar or press START button on top of Logic Analyzer (or press F5), then activate the signal from the DUT to the Logic Analyzer to acquire the data shown in the wave display area.

2. Repetitive Run

Click the Repetitive Run \rightarrow icon from the tool bar, then activate continuous signal to the Logic Analyzer to acquire the repetitive Data, and then click the stop icon to end the repetitive run.

Tip: Click icon to view all the data, and then select the wave analysis tools to analyze the waves.



ZEROPLUS Logic	Analyzer	- [LaDoc1]								
File B <u>u</u> s/Signal T	rigger Rur	⊿Stop <u>D</u> ata <u>T</u> ools	<u>W</u> indow <u>H</u> elp							- 8 ×
) 🧀 🖪 🍓 🏼	u, 🔍 🖗	🖓 🕂 📲 🔟	▶ ▶ ■ ♦ ¶∢	128K 💌 🗰	200MHz	z 💌 🛲 🦂 1	0% ▼ → Page	1 • Count	1	•
Cale:72.679KHz Coale:655.36us	R	Display Pos 250 Trigger Pos Ons	.932us	A Pos:-060.49 B Pos:-060.34		A - T = 1	6.532KHz - 6.573KHz -	40 Trigge A - B = 6.667 Compr-Rate		5ns
us/Signal	Trigger		44.544125			-	728us 388.524us	457.32us	526.116us	594.91: ^
/ A0	z		tions of any option of an antional				annana nanta nanta nanta nan			
- × A1										
∕ A2										3
× A3										_
A4										
🖌 A5										
✓ A6										
a 87										
<mark>/</mark> B0						-				
🥖 B1										
🥖 B2										
🥑 B3										
a B4										
S	< 🛛 >	<				10				×
dy								End!	Normal	11

Fig 3-19 –Click 📓 icon to view all the data

3. Stop to End Run

Click the Stop <a>[b] icon to End the Run.

Tip: If the status stays displays "Waiting..." with no signal output as shown in Fig 3-20, click the stop **I** icon to end the run, check the setup again, and try the run process again.




Fig 3-20 - Waiting Status



3.2 Bus Logic Analysis

Section 4.2 presents detailed instructions about logic analysis with a set of grouped signals, which is known as Bus Logic Analysis.

Basic Software setup of the Bus Logic Analysis

- **Step 1.** Set up the RAM size, Frequency, Trigger level and Trigger position as described in Section 3.1.
- Step 2. Group Signals into a Bus

Click Channels setup on Bus/Signal of menu bar, or click icon. The dialogue window shown in Fig 3-21 will appear.



Fig 3-21 – Channel setup

Rename the bus and set up the signals of the bus as shown in Fig 3-22.

Port				1	D							ŝ,			
Tr. Condition	X	X	X	X	X	X	X	X	X	X	X	X	X	5	X
En. Qualifier	X	X	X	X	X	XXX	X	X	X	X	X	X		X	X
A0	7	6	5	4	3		0	7	6	5	4	3	2	1	0
A1	7	6	5	4	3		0	7	6	5	4	3	2	1	0
A2	7	6	5	4	3		0	7	6	5	4	3	2	1	0
Bus1	7	6	5	4	3		0	7	6	5	4	3	2	1	0
A4	7	6	5	4	3		0	7	6	5	4	3	2	1	0
A5	7	6	5	4	3		0	7	6	5	4	3	2	1	0
A6	7	6	5	4	3		0	7	6	5	4	3	2	1	0
A7	7	6	5	4	3		0	7	6	5	4	3	2	1	0
Assignment	1	1	1	1	1	13	1	1	1	2	2	1	2	2	1

Fig 3-22 – Renaming Bus

- 1. Click the column with blue, then type the given name of the bus, and then press enter to confirm it.
- 2. Go to the relative channels show as shown in the example and, go to numbers 1,2,3,4,5 which are located on column A and row Bus1. Click them, to become purple, to set these segments of signals.
- 3. Click OK to get the result as shown in 0 area 1.



/ A0	8	-					
A1		Channels Setup	2				6
			2 Add Bus/Signal	Defete Dvs/Signal	Delete All	Restore Defaults	
✓ A2	25	3 Port	D	C	B		
200		4 Cr. Condition	0101010101010101	000101010101010	00101010101	01010101010	000000000000000000000000000000000000000
Buil		5 En Qualitær	6 5 4 3 2 1	017 6 5 4 1 2 1	012 6 5 4	3 2 1 0 2 6	5 4 3 2 1 10
1		Al	7 6 5 4 3 2 1	0 7 6 5 4 3 2 1	0 7 6 5 4	3 2 1 0 7 6	5 4 3 2 1 0
· · · ·	N •	A2 6	7 6 5 4 3 2 1	07654321	07654	3 2 1 0 7 6	5 4 3 🖬 1 0
	-	Bwl A4	7 6 5 4 3 2 1	0 7 6 5 4 3 2 1	0 7 6 5 4	3 2 1 0 7 6	5 4 3 2 1 0
✓ A2	M	A5	7 6 5 4 3 2 1	0 7 6 5 4 3 2 1	07654	3 2 1 0 7 6	5 4 3 2 1 0
A3	10	N6	7 6 5 4 3 2 1	07654321	0 7 6 5 4	321071	543210
2 A.S	10	A7	7654321	07654321	07654	321076	543210
▲ 14	10	Assignment Count	1 1 1 1 1 1 1	1 1 1 1 1 1 1 1	1 1 1 1 1	1 1 1 1 1 1	2 2 1 2 2 1
· 45	10					OK	Cancel Help
	-						Cancel nep
▲ A4	10	<u> </u>					T

Fig 3-23 – Channel setup Window

Tip: Channels Setup

In Dialogue of Channels Setup, there isn't only Add Bus/Signal, but also Delete Bus/Signal, Delete All, Restore Defaults functions provided.

- 1. Delete Bus/Signal, first highlight the bus or channels on area 6 of Fig 3-23, then click Delete Bus/Signal to delete it.
- 2. Delete All, click Delete All to delete all bus/signals on area 6 of Fig 3-23.
- 3. Restore Defaults, click Restore Defaults to restore the dialogue of Channels Setup as shown in Fig 3-21.
- **Step 3.** Set Trigger condition
 - Highlight the bus which will be triggered then click relation or select Bus from the Trigger of the Menu bar, the dialogue window as shown in Fig. 3-24 will appear.

Bus Trigger Se	tap	
<u>B</u> us Name:	Operator:	<u>V</u> alue:
Bus1		XXXXXXXXX
Edit Base Mode	C Hexadecimal	C <u>D</u> ecimal
	Ok	Cancel

Fig 3-24 – Bus Trigger Setup

Tip: or double click on trigger column of the bus as shown in Fig 3-25.






Fig 3-25 – Trigger Column

- 2. Set Binary, Hexadecimal or Decimal as the signal of the bus to represent the value(see Fig 3-24).
- 3. Set "= =" and type the value of bus into value column to set the trigger condition of the bus.
- 4. Click OK,
- **Step 4.** Click run and activate the signal from the tested board to the system to get the result as shown in Fig 3-26.
 - **Tip:** Click icon to view all data, and then select the wave analysis tools to analyze the waves.

Set Value is 5E as Hexadecimal, and set Operator equal to "= =", then click OK, Click run and activate the signal from the tested board to the system to get the result as the trigger happens on 0X5E.




Fig 3-26 – Bus Trigger Setup

Best Measure . Best Quality www.zeroplus.com.tw



Instrument Sales Department

3F., No.121, Jian Ba Rd., Chung Ho City, Taipei County 235, Taiwan, R.O.C. Tel: +886 2-6620-2225 #212 Effie, #223 Anthony Fax: +886 2-2223-4362 6F., No.265, Wuling Rd., North District, Hsinchu City 300, Taiwan, R.O.C. Tel: +886 3-542-6637#87 Fax: +886 3-542-491